



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/323,692	06/02/1999	SHUNPEI YAMAZAKI	0756-0980	9526
31780	7590	12/14/2004	EXAMINER	
ERIC ROBINSON PMB 955 21010 SOUTHBANK ST. POTOMAC FALLS, VA 20165			LEE, EUGENE	
			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 12/14/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/323,692

Applicant(s)

YAMAZAKI ET AL.

Examiner

Eugene Lee

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 26 October 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-80 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-80 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 July 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☒ Certified copies of the priority documents have been received in Application No. 07673458.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>9/27/04</u> . | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Continued Examination Under 37 CFR 1.114*

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/22/04 has been entered.

### *Drawings*

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the pixel electrode is connected to said thin film transistor **via** said conductive film (claim 9); and a pixel circuit, driving circuit, and an n-channel thin film transistor and at least a p-channel thin film transistor in said driver circuit (claim 45) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the

Art Unit: 2815

drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Claim Objections***

3. Claims 5, 8, 14, 17, 25, 30, 38, 43, 56, and 72 are objected to because of the following informalities: it appears the limitation "interlayer insulating film" is referring to the insulating film in claim 1. However, appropriate clarification and/or correction is required.

### ***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1 thru 8, 10 thru 17, 19 thru 30, 32 thru 43, 45 thru 56, and 58 thru 80 are rejected under 35 U.S.C. 103(a) as being unpatentable over Misawa et al. 5,250,931 in view of Higashi et al. 4,735,908 in view of Yamazaki et al. 4,581,620. Misawa discloses (see, for example, FIG. 4D) an active matrix panel (active matrix liquid crystal display device) comprising a substrate 110; picture element matrix portion (pixel circuit), driver circuit portion (driving circuit); thin

Art Unit: 2815

film transistor 134, said thin film transistor having a silicon thin film (semiconductor layer) 113 comprising source 125', drain 126', and channel regions 113'; insulating film 129, and picture element electrode (pixel electrode) 131. Misawa does not disclose the insulating film comprising an inorganic material and an organic resin film provided over said insulating film. However, Higashi discloses (see, for example, FIG. 1D) a semiconductor device comprising an insulator film (insulating film comprising an inorganic material) 5, and an insulator layer (organic resin film) 7 provided over said insulator film 5. In column 4, lines 1-6, Higashi discloses the insulator film comprising  $\text{SiO}_2$  (inorganic material) and the insulator layer comprising an organic material. The insulator film and insulator layer protect and insulate a transistor from overlying layers. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have the insulating film comprising an inorganic material and an organic resin film provided over said insulating film in order to protect and insulate the transistor from overlying layers.

Misawa in view of Higashi does not disclose does not disclose a semi-amorphous structure in which Si-Si bonds anchor clusters. However, Yamazaki discloses (see, for example, FIG. 6H and column 11, lines 50-53) a semiconductor device comprising a semi-amorphous semiconductor layer 77, 79, 78. In column 12, lines 5-12, Yamazaki discloses this semiconductor layer having excellent properties as a semiconductor. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to have a semi-amorphous structure in order to have a semiconductor layer with excellent properties.

Regarding the limitation "wherein said semiconductor layer exhibits a peak of Raman spectra, displaced from a peak of single crystalline silicon to the lower frequency direction", less

Art Unit: 2815

crystalline structures (due to their disorganized structure) have a lower peak than single crystalline silicon. Also, see, for example, *Prior Art* paragraph below.

Regarding claims 2, 11, 21, 34, 47, and 69, see column 8, lines 38-40, wherein Misawa discloses the picture element electrode (pixel electrode) 131 comprising a transparent conductive film.

Regarding claims 5, 14, 25, 38, 51, and 72, Misawa in view of Higashi in view of Yamazaki does not disclose said interlayer insulating film being 0.2 to 0.6 um thick. However, it was well within the skills of an artisan in the art to optimize the performance of a semiconductor device by adjusting the thickness of an interlayer insulating film in order to provide insulation and protection for the thin film transistor. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to have said interlayer insulating film being 0.2 to 0.6 um thick because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the thickness of the interlayer insulating film in order to insulate and protect the thin film transistor. See *In re Aller*, 105 USPQ 233.

Regarding claims 6, 7, 15, 16, 26, 27, 39, 40, 52, 53, 73, and 74, Misawa in view of Higashi in view of Yamazaki does not disclose the device consisting of 640 X 480 pixels and 1260 X 960 pixels. However, it was well within the skill of an artisan in the art to optimize the performance of an active matrix by adjusting the number of pixels in a matrix to attain image sharpness and clarity. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have the device consisting of 640 X 480 pixels and 1260 X 960 pixels because it was well within the skills of an artisan to duplicate the pixels of an active matrix and

Art Unit: 2815

optimize the number of pixels in an array in order to attain image sharpness and clarity. See *In re Aller*, 105 USPQ 233.

Regarding claims 8, 17, 30, 43, and 56, see FIG. 4D wherein Misawa discloses an electrode (conductive film) 130.

Regarding claim 19, see FIG. 4D wherein Miwasa discloses gate insulating film 116, and gate electrode 119.

Regarding claims 24, 37, and 50, Misawa in view of Higashi in view of Yamazaki does not disclose said gate insulating film being 500 Å to 2000 Å thick. However, it was well within the skills of an artisan in the art to optimize the performance of a semiconductor device by adjusting the thickness of a gate insulating film in order to provide insulation between the gate electrode and the silicon thin film so that an electric field may be formed, thereby making a channel. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to have said gate insulating film being 500 Å to 2000 Å thick because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the thickness of the gate insulating film in order to provide adequate insulation between the gate electrode and silicon thin film so that an electric field can be formed for making a channel. See *In re Aller*, 105 USPQ 233.

Regarding claims 28, 29, 41, 42, 54, 55, and 77-80, Miwasa in view of Higashi in view of Yamazaki does not disclose the semiconductor layer having an electron mobility of 15 to 300  $\text{cm}^2/\text{Vsec}$ , hole mobility of 10 to 200  $\text{cm}^2/\text{Vsec}$ , or hole mobility of 10 to 200  $\text{cm}^2/\text{Vsec}$ . However, it was well within the skills of an artisan in the art to optimize the performance of a semiconductor device by adjusting an electron mobility, hole mobility, or hole mobility in order

Art Unit: 2815

to provide adequate current in the channel of a thin film transistor. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention was made to have an electron mobility of 15 to 300  $\text{cm}^2/\text{Vsec}$ , hole mobility of 10 to 200  $\text{cm}^2/\text{Vsec}$ , or hole mobility of 10 to 200  $\text{cm}^2/\text{Vsec}$  because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the electron mobility, and hole mobility in order to produce an adequate current in the channel of a thin film transistor. See *In re Aller*, 105 USPQ 233.

Regarding claim 45, see FIG. 4D wherein Miwasa discloses an n-channel thin film transistor 133 and p-channel thin film transistor 132 in the driver circuit portion.

Regarding claims 58-62, and 75, see column 4, lines 5-6, wherein Higashi discloses the organic material being polyimide.

Regarding claims 63-67, and 76, Misawa in view of Higashi in view of Yamazaki does not disclose said channel region comprising boron at a concentration in a range of  $1 \times 10^{15}$  -  $1 \times 10^{18} \text{ cm}^{-3}$ . However, it was well within the skills of an artisan in the art to optimize the performance of a semiconductor device by adjusting the concentration of boron in the channel region in order to produce p-type semiconductor that functions as a channel in a thin film transistor. In column 8, lines 3-5, Miwasa discloses boron being implanted. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to have said channel region comprising boron at a concentration in a range of  $1 \times 10^{15}$  -  $1 \times 10^{18} \text{ cm}^{-3}$  because it was well within the skills of an artisan to optimize the performance of a semiconductor device by adjusting the concentration of boron in said channel region in order to form a p-type semiconductor that operates as a channel in a thin film transistor. See *In re Aller*, 105 USPQ 233.



***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 9, 18, 31, 44, and 57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Misawa et al. '931 in view of Higashi et al. '908 in view of Yamazaki et al. '620 as applied to claims 1-8, 10-17, 19-30, 32-43, 45-56, and 58-80 above, and further in view of Hsieh 5,153,142. Misawa in view of Higashi in view of Yamazaki does not disclose said pixel electrode being connected to said thin film transistor via said conductive film. However, Hsieh discloses (see, for example, FIG. 12) a thin film transistor comprising an ITO pixel electrode 44 and metal layer (conductive layer) 40. The metal layer serves as a contact for the ITO pixel electrode to the thin film transistor. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have said pixel electrode being connected to said thin film transistor via said conductive film in order to have an adequate contact for the pixel electrode.

***Prior Art***

8. The prior art of made of record and not relied upon is considered pertinent to applicant's disclosure. See, for example, Iijima et al. 5,017,308 (see, for example, FIG. 7) where it shows how a Raman peak of a less crystalline material keeps shifting towards a lower frequency direction, due to the material's more disorganized structure.

*Response to Arguments*

9. Applicant's arguments with respect to claims 1-80 have been considered but are moot in view of the new ground(s) of rejection.

**INFORMATION ON HOW TO CONTACT THE USPTO**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Eugene Lee  
December 8, 2004

